GitHub
This project was done for Computer Engineering 281 (Digital Logic). It implemented blocked and unblocked code in VHDL, as well as timing structures, Finite state machine, and block diagrams.